ELSEVIER

Journal of Systems Architecture 44 (1998) 1005–1008

JOURNAL OF SYSTEMS ARCHITECTURE

Author index to volume 44 (1998)

Alastruey, C.F., see González de Mendivil, J.R. 887–907
Alam, M.S., see Shafiqul Khalid, A.T.M. 873–885
Alexander, P., see Umamegaswaran, K. 473–495
Alcover, R., see López, P. 815–830
Ali, H., see Ratner, I. 569–581
Alippi, C., see Piuri, V. 565–567
Alonso, J.M., A. Arruabarrena, R. Beivide and J.A.B. Fortes, An evaluation of implementations of the CMB parallel simulation algorithm on distributed memory multicomputers 519–545
Ancona, F. and R. Zunino, Hypercube structures with high-connectivity supporting nodes 803–814
Ancona, F. and R. Zunino, Special issue on cluster computing 163–168
Arruabarrena, A., see Alonso, J.M. 519–545
Arun, K., N. Vivekananda and D. Janaki Ram, A concurrency control model for real-time distributed collaboration 327–341
Attoui, A., An environment based on rewriting logic for parallel systems formal specification and prototyping 79–106
Awwal, A.A.S., see Shafiqul Khalid, A.T.M. 873–885

Banerjee, P., see Krishnaswamy, V. 23–36
Barakova, E.I. and L. Spaanenburg, Windowed active sampling for reliable neural learning 635–650
Baresi, L., see Bolchini, C. 3–21
Beivide, R., see Alonso, J.M. 519–545
Bekic, A.J., see Furundzic, D. 617–633
Bettaz, M., see Djemame, K. 457–472
Blum, J.M., see Warschko, T.M. 241–260
Bojović, M., see Djordjević, J. 737–754
Bolchini, C. and L. Baresi, Software methodologies in VHDL code analysis 3–21
Botto, M.A., J.S. da Costa, A comparison of nonlinear predictive control techniques using neural network models 597–616
Brissinck, W. and E. Drikx, Analysis of large STM switches using a platform-independent simulation environment 411–431
Brune, M., see Reinefeld, A. 261–272
Burns, A. and A.J. Wellings, Synchronous sessions and fixed priority scheduling 107–118

Cancelo, G.I.E. and S. Hansen, NETMAP: An integrated system for building analog neural networks 63–73
Chang, J.-W., see Kim, J.-K. 723–735
Chang, N., see Koo, K. 311–325
Chang, W.-T., C.-C. Tseng and W.-K. Chou, Petri net-based analysis on object assignment in distributed object-oriented systems 955–970
Chou, W.-K., see Chang, W.-T. 955–970
Chung, K.-L., Log-time delay consideration on mesh with multiple buses 375–382

Delgado-Farias, J.G., see Summerville, D.H. 849–866
Djemame, K., D.C. Gilles, L.M. Mackenzie and M. Bettaz, Performance comparison of high-level algebraic net distributed simulation protocols 457–472
Djordjević, J., M. Tomašević, M. Bojović, V. Potić and S. Randjić, An operating system accelerator 737–754
Djordjević, M., see Furundzic, D. 617–633
Djordjević, G.L., see Tošić, M.B. 985–1004
da Costa, J.S., see Botto, M.A. 597–616
Dowdy, L.W., see Smirni, E. 703–721
Dreier, B., A. Huber, T. Ungerer and M. Zahn, Trading computing power with ReGTime 293–306

Elsevier Science B.V.

Drikx, E., see Brissinck, W. 411–431
Duato, J., see López, P. 815–830

Eberle, H., Switcherland: A scalable interconnection structure for distributed systems 227–240

Fariña, F., see González de Mendivil, J.R. 887–907
Fernandez de Canete, J., A. Garcia-Cerezo and I. Garcia-Moral, Director control with radial basis function networks: Stabillity analysis and applications 583–596
Fornaciari, W., P. Gubian, D. Sciuto and C. Silvano, A VHDL-based approach for power estimation of embedded systems 37–61
Frey, M. and M. Pučko, Formal specification of CSCW applications with concurrent abstract data types 343–357
Furundzic, D., M. Djordjevic, A.J. Bekic, Neural networks approach to early breast cancer detection 617–633

Garcia-Cerezo, A., see Fernandez de Canete, J. 583–596
Garcia-Moral, I., see Fernandez de Canete, J. 583–596
Garitagoitia, J.R., see Goanzales de Mendivil, J.R. 887–907
Gehring, J., see Reinefeld, A. 261–272
Gilles, D.C., see Djemame, K. 457–472
González de Mendivil, J.R., F. Fariña, C.F. Alastruey and J.R. Garitagoitia, A safe distributed deadlock resolution algorithm 887–907
Gubian, P., see Fornaciari, W. 37–61
Gupta, R., see Krishnaswamy, V. 23–36

Han, S.-D., see Park, G.-H. 755–772
Han, T.-D., see Lee, N.-K. 787–802
Hansen, S., see Cancelo, G.I.E. 63–73
Hee Hong, S. and M. Ho Kim, A real-time concurrency control algorithm: Use of multiversion and precedence relationships 119–130
Hipper, G. and D. Tavangarian, Advanced workstation cluster architectures for parallel computing 207–226
Ho Kim, M., see Hee Hong, S. 119–130
Hong Shum, K. Replicating parallel simulation on heterogeneous clusters 273–292
Huber, A., see Dreier, B. 293–306
Hurson, A.R., see Kavi, K.M. 657–674
Hyun Kwon, W., see Koo, K. 311–325

Janaki Ram, D., see Arun, K. 327–341
Janaki Ram, D., see Pasala, A. 937–954
Jenkins, L., see Sebastian, M.P. 359–374
Jhunjhunwala, A., see Parthasarathi, R. 143–158

Kalantery, N., A distributed event processing method for general purpose computation 547–558
Kavi, K.M. and A.R. Hurson, Design of cache memories for dataflow architecture 657–674
Khanna, V.K., A suggested protocol for Internet access on PSDNs 909–912
Kim, H.J., see Kim, S.K. 971–984
Kim, J.-K. and J.-W. Chang, Horizontally divided signature files on a parallel machine architecture 723–735
Kim, K. and S. Moon, Dynamic multi-granularity locking for coordinating cooperative activities 131–142
Kim, K.H., T.G. Kim and K.H. Park, Hierarchical partitioning algorithm for optimistic distributed simulation of DEVS models 433–455
Kim, S.-D., see Lee, N.-K. 787–802
Kim, S.-D., see Park, G.-H. 755–772
Kim, T.G., see Kim, K.H. 433–455
Kim, S.K., S.M. Park, J.K. Lee and H.J. Kim, On-line recognition of Korean characters using ART neural network and hidden Markov model 971–984
Koo, K., G. Seon Rho, W. Hyun Kwon, J. Park and N. Chang, Architectural design of an RISC processor for programmable logic controllers 311–325
Kong, J., see Lee, G. 867–872
Krishnaswamy, V., R. Gupta and P. Banerjee, Implications of VHDL timing models on simulation and software synthesis 23–36
Kumar, M.J., L.M. Patnaik and B. Nag, Fault-tolerant message routing in the extended hypercube 691–702
Kwon, K.-I., S. Moon, Semantic multigranularity locking and its performance in object-oriented database systems 917–935
Kwon, O.-Y., see Park, G.-H. 755–772

López, P., R. Alcover, J. Duato and L. Zúnica, A cost-effective methodology for the evaluation of interconnection networks 815–830
Lee, G. and Kong, J., Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors 867-872
Lee, N.-K., S.-B. Yang, T.-D. Han and S.-D. Kim, Modeling and performance analysis of dual head disk structure 787–802

Lee, J.K., see Kim, S.K. 971–984
Li, W., see Wu, X. 189–205

Mackenzie, L.M., see Djemame, K. 457–472
Mackenzie, L.M., see Ould-Khaoua, M. 837–848
Maksimović, D.M., see Tošić, M.B. 985–1004
Malek, M., see Polze, A. 169–187
Manohar, S., see Prakash, C.E. 675–690
Milentijević, I.Z., I.Z. Milovanović, E.I. Milovanović, M.B. Tošić and M.K. Stojčev, Two-level pipelined systolic arrays for matrix–vector multiplication 383–387
Milovanović, E.I., see Milentijević, I.Z. 383–387
Milovanović, I.Z., see Milentijević, I.Z. 383–387
Moon, S., see Kim, K. 131–142
Moon, S., see Kwon, K.-I. 917–935

Nag, B., see Kumar, M.J. 691–702
Nagendra Rao, P.S., see Sebastian, M.P. 359–374

Ould-Khaoua, M., L.M. Mackenzie and R. Sutherland Alleviating channel bandwidth constraints in multicomputer networks 837–848

Park, G.-H., O.-Y. Kwon, T.-D. Han, S.-D. Kim and S.-B. Yang, Methods to improve performance of instruction prefetching through balanced improvement of two primary performance factors 755–722
Park, J., see Koo, K. 311–325
Park, K.H., see Kim, K.H. 433–455
Park, S.M., see Kim, S.K. 971–984
Parthasarathi, R. and A. Jhunjhunwala, Multiple precision square root using the *Dwandwa* square-root algorithm 143–158
Pasala, A., D. Janaki Ram, FlexiFrag: A design pattern for flexible file sharing in distributed collaborative applications 937–954
Patnaik, L.M., see Kumar, M.J. 691–702
Petriu, E.M., see Ratner, I. 569–581
Piuri, V., C. Alippi, Artifical neural networks 565–567
Polze, A. and M. Malek, Network computing with SONiC 169–187
Potić, V., see Djordjević, J. 737–754
Prakash, C.E. and S. Manohar, Hardware architecture for voxelization-based volume rendering of unstructured grids 675–690
Pučko, M., see Frey, M. 343–357

Randjić, S., see Djordjević, J. 737–754
Ratner, I., Neural network simulation of a dielectric ring resonator antenna 569–581
Reinefeld, A., J. Gehring and M. Brune, Communicating across parallel message-passing environments 261–272
Rolle, J.D., A model for perturbed production or measurement processes involving compound normal distributions 75–88
Rosti, E., see Smirni, E. 703–721

Sánchez, P., see Tabuenca, P. 773–786
Sciuto, D., see Fornaciari, W. 37–61
Sciuto, D., Special section on VHDL 1–2
Schof, S., Efficient data structures for Time Warp simulation queues 497–517
Sebastian, M.P., P.S. Nagendra Rao and L. Jenkins, Properties and performance of folded cube-connected cycles 359–374
Seon Rho, G., see Koo, K. 311–325
Serazzi, G., see Smirni, E. 703–721
Shafiqul Khalid, A.T.M., M.S. Alam and A.A.S. Awwal, KH-map: A new way of representing the hypercube structure 873–885
Silvano, C., see Fornaciari, W. 37–61
Smirni, E., E. Rosti, L.W. Dowdy and G. Serazzi, A methodology for the evaluation of multiprocessor non-preemptive allocation policies 703–721
Spaanenburg, L., see Barakova, E.I. 635–650
Stojčev, M.K., see Milentijević, I.Z. 383–387
Stojčev, M.K., see Tošić, M.B. 985–1004
Subramani, K., see Umamageswaran, K. 473-495
Summerville, D.H., Delgado-Frias, J.G. and S. Vassiliadis Executing tree algorithms on a high-performance pattern associative router 849–866
Sutherland, R., see Ould-Khaoua, M. 837–848

Tabuenca, P., P. Sánchez and E. Villar, An algorithm for clock cycle selection in behavioral synthesis 773–786
Tavangarian, D., Special issue on cluster computing 163–168
Tavangarian, D., see Hipper, G. 207–226
Taylor, S.J.E., Parallel and distributed simulation 393–394
Tomašević, M., see Djordjević, J. 737–754
Tošić, M.B., see Milentijević, I.Z. 383–387

Tošić, M.B., M.K. Stojčev, D.M. Maksimović and G.L. Djordjević, The asynchronous counterflow pipeline bit-serial multiplier 985–1004
Tichy, W.F., see Warschko, T.M. 241–260
Tseng, C.-C., see Chang, W.-T. 955–970
Turner, S.J., Models of computation for parallel discrete event simulation 395–409

Umamegeswaran, K., K. Subramani, P.A. Wisley and P. Alexander, Formal verification and empirical analysis of roll back relaxation 473–495
Ungerer, T., see Dreier, B. 293–306

Vassiliadis, S., see Summerville, D.H. 849–866
Villar, E., see Tabuenca, P. 773–786
Vivekananda, N., see Arun, K. 327–341

Warschko, T.M., J.M. Blum and W.F. Tichy, ParaStation: Efficient parallel computing by clustering workstations: Design and evaluation 241–260
Wellings, A.J., see Burns, A. 107–118
Wisely, PA., see Umamegeswaran, K. 473-495
Wu, X. and W. Li, Performance models for scalable cluster computing 189–205

Yang, S.-B., see Lee, N.-K. 787–802
Yang, S.-B., see Park, G.-H. 755–772

Zúnica, L., see López, P. 815–830
Zahn, M., see Dreier, B. 293–306
Zunino, R., see Ancona, F. 163–168
Zunino, R., see Ancona, F. 803–814

ELSEVIER

Journal of Systems Architecture 44 (1998) 1009–1011

JOURNAL OF SYSTEMS ARCHITECTURE

Subject index to volume 44 (1998)

Active sampling 635
Adaptive policies 703
Adaptive routing 815
Affine neural networks 597
Algebraic specification 343
Analog signal processing 63
AND model 887
Architecture 311
Asynchronous circuits 985
Asynchronous Transfer Mode 411
Auction 273
Automata implementation 887
Automatic parallelization 547
Average distance 359

Back-propagation 635
Barrier synchronization 395
Behavioral synthesis 773
Bisection width 359
Bit-serial multiplication 985
Breast cancer 617
Broadcasting 359, 375, 873

Cache performance model with prefetching 755
Cache 657
Cache-only memory architecture 867
Calendar management 937
Character recognition HMM 971
Channel bandwidth 837
Clock estimation 773
Clock selection 773
Clock slack minimization 773
Cluster computing 189, 227, 293
Communication protocols 207, 261
Communication systems 457
Compilation 23
Computer supported cooperative work 327, 343
Concurrency control 119, 131, 917
Concurrent and parallel systems 79
Conicity criterion 583
Connectivity 359
Conservative synchronization 519
Cooperative activities 131
Cost model 395
CSCW 937

Data caching policy 547
Database 119
Dataflow architecture 657
Deadlock analysis 3
Deadlock detection/resolution 887
Delay models 23
Depth-first search 691
Design patterns 937
Development tools 737
DEVS formalism 433
Diameter 359
Dielectric resonator antenna 569
Discrete event simulation 473
Disk performance analysis 787
Disk simulation 787
Distributed computing 169, 293
Distributed file systems 937
Distributed real-time collaboration 327
Distributed shared memory 227, 867
Distributed simulation 457, 497
Distributed systems 887
Dual head disk 787
Dwandwa square-root algorithm 143

Electronic market 293
Electromagnetic field modelling 569
Embedded systems 37
Event queue 497
Experimental design 815
Extended hypercube 691
Extended primitive stroke 971
Extendible hashing 723

Fault diameter 359
Fault tolerance 107, 359, 691
Fault-tolerant rating
Feedback linerization 597
Flexible router 849
Formal methods 473
Frame-slicing technique 723

Gaussian networks 583
Graphs 837

Hardware accelerators 737
Hardware architecture 675
Hidden Markov model 971
Hierarchical correctness proofs 887
Hierarchical simulation 433
High-connectivity nodes 803
High-level Petri nets 457
High-speed interconnects 241
Hypercube architectures 803
Hypergraphs 837
Hypercube structure 873

Input constraints 597
I/O system 787
Implementation technology 837
Input queue 497
Input/output automata model 887
Instruction cache 657, 755
Instruction prefetching 755
Interconnection networks 359, 815, 849
Interconnection structure 227

KH-map 873
Korean character recognition 971

Linear systolic arrays 383
Log-time delay model 375
Logical time 547
Low power design 37

Matrixndash;vector multiplication 383
Memory management 169
Mesh with multiple bus 375
Message and node 873
Message passing 261
Message passing networks 519
Message routing 359, 691, 903
Mixed-mode technique 985
Modularity 457
Multicomputer networks 837
Multicomputer programming 519
Multi-layer perceptrons 63
Multigranularity locking 917
Multiple-precision square root 143
Multiprocessor systems 703, 873
Multiversion 119

Nested transaction 917
Networks of workstations 207
Neural control 583
Neural networks 63, 569, 617, 635
Nonlinear predictive control 597
Non-uniform memory architecture 867
Numerical integration 691

Object replication 169
Object-oriented approach 79
Object-oriented databasera 917
Oblivious routing 849
Operand cache 657
Operand reuse 657
Operating systems 737
Optimistic concurrency control 327
PAD 909
Parallel algorithms 375
Parallel and distributed computing 207, 241
Parallel/distributed discrete event simulation 433
Parallel discrete event simulation 519, 547
Parallel implementation 63
Parallel programming models 261
Parallel signature files 723
Parallel simulation 273, 395, 411, 473
Partitioning/mapping 433
Pattern associative memories 849
Parallel workload scheduling 273
Performance analysis 755
Performance evaluation 189, 519, 723, 815
Performance model 189
Performance prediction 395
Pin out 837

Portability 395
Power estimation 37
Prefix computation 375
Processor allocation 703
Processor architecture 143
Programmable logic controller 311
PVS 473

Quality of service 227
Real-time 107
Real-time system 119
Reduced instruction set computer 311
ReGTime 293
Relay ladder logic 311
Reliability 635
Replication 273
Rewriting logic 79, 457
RISC processors 737
Risk factor 617
Routing algorith execution 849
Routing 873

Scalability 189
Scheduling algorithms 703
Scheduling server 169
Scheduling 107
Semigroup computation 375
Shared bus multiprocessor 867
Shared objects net-interconnected computer 169
Sharing policies 937
Signed-digit number system 143
Simulation 23
Simulator environments 411
Software synthesis 23
SLIP 909
Specification 79
Speedup 189
Stabilization method 583
Standard component parallel computer 207
Straight division 143
Structured shared memory 547
Symmetry 635
System level analysis 3

Temporal logic 343
Time warp 433, 473, 497
Trace-driven simulation 755
Transaction processing 119
Transputers 803

Unstructured grids 675
User-level communication 241

Validation 79
VHDL 3, 23, 37
VLSI circuits 37
VLSI layout 359
Volume rendering 675
Voxelization 675

Web access
Wiring density 837
Workstation cluster 207, 241, 273
Wormhole 815

X.25 909